

PART – B

- 5 a. With relevant interface diagrams, write a flowchart and program code for 4×4 matrix keyboard detect, debounce and encode procedure. (10 Marks)
- b. Write an algorithm and a program for an 8086 procedure to drive the stepper motor. Assume the desired direction of rotation is passed to the procedure in AL (AL = 1 is clockwise, AL = 0 is counter-clockwise) and the number of steps is passed to the procedure in CX. Also assume full-step mode and the delay of 20 ms between each step. Show the necessary interfacing details. (10 Marks)
- 6 a. Represent 178.625 using 80 bit temporary real format. Use hex format for expressing the answer. (04 Marks)
- b. Explain the following instructions of 8087 coprocessor with suitable examples :
i) FILD ii) FXCH iii) FLDPI iv) FINIT (08 Marks)
- c. Draw the formats of STATUS and CONTROL registers of 8087 NDP and define each bit. (08 Marks)
- 7 a. Draw a timing diagram to execute a memory write operation in minimum mode of 8086 processor and explain. (06 Marks)
- b. What are the different status that are given out on the bus \overline{S}_2 , \overline{S}_1 and \overline{S}_0 in maximum mode of 8086? How different control signals are generated from this bus? Explain briefly each of these control signals. (08 Marks)
- c. Explain the operation of reset section of 8284A clock generator. (06 Marks)
- 8 a. Explain the function of the following 80386 pins :
i) $\overline{\text{ERROR}}$ ii) $\overline{\text{PEREQ}}$ iii) $\overline{\text{LOCK}}$ iv) $\overline{\text{READY}}$
v) $\overline{\text{ADS}}$ vi) $\overline{\text{RESET}}$ vii) $\overline{\text{D/C}}$ viii) $\overline{\text{NA}}$ (08 Marks)
- b. Write a note on the internal programming model of the 80486 and depict the EFLAG register in detail. (07 Marks)
- c. Explain the following with respect to Pentium processor :
i) Branch prediction logic
ii) Cache structure
iii) Super scalar architecture. (10 Marks)

* * * * *